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(57) ABSTRACT
The present invention relates to a reference current circuit.
The reference circuit comprises a low-level current bias cir-
cuit, a voltage proportional-to-absolute temperature genera-
tor for creating a proportional-to-absolute temperature volt-
age (VPTAT), and a MOSFET-based constant-IC regulator
circuit. The MOSFET-based constant-IC regulator circuit
includes a constant-IC input and constant-IC output. The
constant-IC input is electrically connected with the VPTAT
generator such that the voltage proportional-to-absolute tem-
perature is the input into the constant-IC regulator circuit.
Thus the constant-IC output maintains the constant-IC ratio
across any temperature range.
18 Claims, 8 Drawing Sheets
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WIDE-TEMPERATURE INTEGRATED
OPERATIONAL AMPLIFIER
PRIORITY CLAIM
The present application is a non-provisional patent appli-
cation, claiming the benefit of priority of U.S. Provisional
Application No. 60/748,360, filed on Dec. 7, 2005 entitled "A
Wide Temperature Integrated Operational Amplifier."
STATEMENT OF GOVERNMENT INTEREST
The invention described herein was made in the perfor-
mance of work under a NASA contract and is subject to the
provisions of Public Law 96-517 (35 USC 202) in which the
Contractor has elected to retain title.
BACKGROUND
(1) Field of the Invention
The present invention relates to integrated operational
amplifiers and, more particularly, to analog, wide temperature
range, quad operational-amplifiers.
(2) Background of the Invention
Electronic devices permeate the modern world. They are
used in everything from appliances to computers to state-of-
the-art scientific apparatuses. Given the broad range of appli-
cations and, accordingly, the broad range of environments in
which modern electronics are required to reliably operate,
means for hardening electronic devices against extreme envi-
ronmental variables.
Perhaps the harshest environment in which modem elec-
tronics are required to operate is outer space. In a typical
space application, when a circuit is exposed to direct sunlight,
its temperature can rise to over 120° C., higher than the
boiling temperature of water on Earth. In the absence of
sunlight, the vacuum of space can rapidly cool the same
circuit to 180° C. below zero, a temperature nearly cold
enough to make liquid Nitrogen on Earth.
Modern integrated circuit elements require current refer-
ences to accomplish proper circuit element biasing. If the
same circuits are to operate in extreme temperatures, these
circuits require current references that stay nearly constant
over the required operating range, otherwise circuit perfor-
mance will change when integrated transistors become
improperly biased.
In the best-case scenario, improper biasing causes changes
in the transistors' inversion levels, electron and hole mobili-
ties, and thermal voltage levels. These changes drastically
alter the performance characteristics of transistors and typi-
cally render a circuit useless unless care has been taken to
compensate for such changes. In the worst-case scenario,
changes in the current reference lead to overvoltage or voltage
surges in the circuit, causing irreversible failure of the device;
the mechanisms for such non-reversible failure are typically
hot carrier injection and breakdown of oxide layers due to
high gate-to-source voltages.
In the past, attempts to make current references that are
resistant to such temperature effects have primarily used one
of two transistor integration techniques: the first is the con-
stant transconductance method and the second is the constant
current method.
The constant transconductance method minimizes varia-
tions in small-signal performance parameters, such as band-
width, when temperatures change. However, the reduction of
2
temperature sensitivity to small-signal parameters leads to
increased temperature sensitivity in large-signal parameters,
such as slew rate.
As an alternative to the constant transconductance method,
5 the constant current method has been used. The constant
current method minimizes variations in large-signal param-
eters at the expense of small-signal parameters.
In general, it is desirable to simultaneously minimize varia-
tions in both small-signal parameters and large-signal param-
io eters with respect to temperature, and neither of the above-
described methods can achieve simultaneous minimization of
both small-signal and large-signal parameter variations with
temperature.
Another extreme environmental variable to which circuits
15 can be exposed is radiation. Radiation degrades transistor
performance by knocking atoms out of lattice sites, which
cause defects, and scattering electrons and holes out of
regions to which they would otherwise be bound. Both pro-
cesses drastically change the functionality and characteristics
20 of transistors.
Transistors can be exposed to radiation in many different
environments, non-limiting examples of which include
instrumentation for nuclear reactors, modern laboratory envi-
ronments in which radioisotopes or cosmic background
25 radiation are studied, and outer space.
Typical metal-on-silicon (MOS) components do not with-
stand radiation, making the devices unreliable in applications
in which they are exposed to radiation. However, several
modern technologies, for example silicon-on-insulator (SOI)
30 MOS components, are more resistant to radiation damage
than typical bulk MOS devices. SOI MOS devices, as an
example, are surrounded by insulator layers, non-limiting
examples of which are silicon nitride and silicon oxynitride,
that shield the silicon and metals from radiation.
35 Finally, as discussed above, overvoltage can typically
cause non-reversible damage to integrated circuit compo-
nents. Exacerbating such problems is the recent move of the
state-of-the-art from 5 Volt transistors to 3.3 Volt transistors.
If new circuits using the 3.3 Volt technology are to be inte-
40 grated with old circuits and power supplies using the 5 Volt
technology, steps must be taken to ensure that overvoltage
events do not destroy circuits.
SUMMARY OF THE INVENTION
45
The present invention relates to a reference current circuit.
The reference circuit comprises a low-level current bias cir-
cuit, a voltage proportional-to-absolute temperature genera-
tor for creating a proportional-to-absolute temperature volt-
5o age (VPTAT), and a MOSFET-based constant-IC regulator
circuit. The MOSFET-based constant-IC regulator circuit
includes a constant-IC input and constant-IC output. The
constant-IC input is electrically connected with the VPTAT
generator such that the voltage proportional-to-absolute tem-
55 perature is the input into the constant-IC regulator circuit.
Thus the constant-IC output maintains the constant-IC ratio
across any temperature range.
In yet another aspect, the reference current circuit further
comprises a bias current distribution circuit. The bias current
6o distribution circuit itself comprises a bias current circuit, a
bias current output electrically connected to the bias current
circuit, a current reference input electrically connected to the
bias current circuit, and a power input electrically connected
to the bias current circuit. The current reference input is
65 electrically connected with the current reference circuit via
the constant-IC output, with the bias current distribution cir-
cuit generating an output bias current in response to the con-
US 7,514,998 B2
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stant-IC output. Thus the output bias current is used to bias a
load circuit such that the performance characteristics over a
wide temperature range are minimized.
In yet another aspect, the reference current further com-
prises a startup circuit electrically connected to the reference
circuit. If the startup reference current is larger than the output
current of the constant-IC regulator, current is injected into
the bias circuitry of the VPTAT generator and the constant-IC
regulator to facilitate startup of the current reference.
In yet another aspect, the reference current circuit further
comprises a common-mode feedback (CMFB) circuit elec-
trically connected with the input of the reference circuit. In
this way, the CMFB circuit prevents VPTAT from floating.
The present invention also relates to a self-biased opera-
tional amplifier. The self-biased operational amplifier com-
prises a current reference circuit. This current reference cir-
cuit itself includes the following circuit elements: a low-level
current bias circuit; a voltage proportional-to-absolute tem-
perature generator for creating a proportional-to-absolute
temperature voltage (VPTAT); a MOSFET-based constant-IC
regulator circuit including a constant-IC input and constant-
IC output, the constant-IC input is electrically connected with
the VPTAT generator such that the voltage proportional to
absolute temperature is the input into the constant-IC regula-
tor circuit; a bias current distribution circuit that comprises a
bias current circuit, a bias current output electrically con-
nected to the bias current circuit, and a current reference input
electrically connected to the bias current circuit; and a power
input electrically connected to the bias current circuit, the
current reference input is electrically connected with the cur-
rent reference circuit via the constant-IC output, with the bias
current distribution circuit generating an output bias current
in response to the constant-IC output; a current reference
input electrically connected with the current reference circuit
via the constant-IC output, the bias current distribution circuit
acting to generate an output bias current in response to the
constant-IC output; an input stage electrically connected with
a reference voltage VREF to set the common-mode level, the
input stage further including an input circuit, a non-inverting
input, an inverting input, an output, and a current bias input,
the current bias input electrically connected with the bias
current output; an output stage including an output circuit, a
non-inverting input electrically connected with the output
circuit, an inverting input electrically connected with the out-
put circuit, an output electrically connected with the output
circuit, and a current bias input electrically connected with
the output circuit, the current bias input further electrically
connected with the bias current output. Thus the output bias
current biases the pre-amp and output driver of the load cir-
cuit to stabilize the small signal and large signal characteris-
tics.
In yet another aspect, the self-biased operational amplifier
further comprises the following elements: a first universal
power pad VDD and a second universal power pad VSS; a tail
current steering device electrically connected with VDD and
VSS; a complementary input pair electrically connected in
parallel with the tail current steering device via VDD and
VSS; a regulated folded cascode electrically connected in
parallel with the tail current steering device via VDD and
VSS; and a common-mode feedback circuit electrically con-
nected in parallel with the tail current steering device via
VDD and VSS. Thus the fully differential input stage allows
for a controlled output level for small-signal inputs and a
clamp-able output signal when slewing or performing other
large-signal functions.
In yet another aspect, the self-biased operational amplifier
has a reference circuit that further includes a power control
electrically connected with the current distribution circuit for
operating the load circuit in either a full power mode or half
power mode. Switching to half power mode is accomplished
by halving the bias current fed into a load circuit component
5 from the current reference.
In yet another aspect, the self-biased operational amplifier
further comprises a power control electrically connected with
the bias distribution cell. The power control's purpose is to
convert a 0-V or NC (no connection) state or 5-V logic level
to to a signal to drive the bias current distribution cell.
In yet another aspect, the self-biased operational amplifi-
er's power control operates the load circuit in either a full-
power mode or half-power mode. Thus switching to half-
power mode is accomplished by halving the bias current fed
i5 into a load circuit component from the current reference.
In yet another aspect, the self-biased operational amplifi-
er's output of the input stage further comprises a regulated
folded cascode circuit. The regulated folded-cascode struc-
20 ture provides high output resistance and therefore high gain
for the first stage.
In yet another aspect, the self-biased operational amplifier
further comprises a frequency compensation network electri-
cally connected between the output of the output stage and the
25 input of the output stage. The frequency compensation net-
work comprises a Miller capacitor electrically connected
with the frequency compensation network, a matching
capacitor, and an array of MOSFETs electrically connectedto
each other. whereby the compensation network utilizes
30 Miller compensation with right-half plane zero compensa-
tion.
The present invention also relates to another self-biased
operational amplifier. This self-biased operational amplifier
comprises a current reference circuit including: a low level
35 current bias circuit; a voltage proportional-to-absolute tem-
perature generator for creating a proportional-to-absolute
temperature voltage (VPTAT); and a MOSFET-based con-
stant-IC regulator circuit including a constant-IC input and
constant-IC output. The constant-IC input is electrically con-
4o nected with the VPTAT generator such that the voltage pro-
portional to absolute temperature is the input into the con-
stant-IC regulator circuit. The self-biased operational
amplifier also comprises a bias current distribution circuit
including: a bias current output, a current reference input, and
45 a power input. The current reference input is electrically
connected with the current reference circuit via the constant-
IC output. The bias current distribution circuit acts to generate
an output bias current in response to the constant-IC output.
The self-biased operational amplifier also comprises an input
50 stage electrically connected with a reference voltageVREF to
set the common-mode output level. The input stage itself
includes the following: a non-inverting input, a inverting
input, a output, and a current bias input. The current bias input
is electrically connected with the bias current output. The
55 self-biased operational amplifier also comprises an output
stage including a non-inverting input, an inverting input, an
output, and a current bias input. The current bias input is
electrically connected with the bias current output. The self-
biased operational amplifier also includes a regulated-ohmic
60 cascode structure to bias the gates of the cascode transistors in
the output branch if the amplifier is operated by a power
supply voltage which exceeds that of the technology by as
much as 50% of the maximum voltage rating. Thus the output
bias current is used to bias the pre-amp and output driver of
65 the load circuit to stabilize small signal and large signal
characteristics when the power supply voltage is as much as
50% higher than that normally allowed by the technology.
US 7,514,998 B2
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In yet another aspect, the self-biased operational amplifier
has a frequency compensation network which is electrically
connected between the output of the output stage and the
inputs of the output stage. The frequency compensation net-
work itself comprises: a Miller capacitor electrically con-
nected with the frequency compensation network; a matching
capacitor; and an array of MOSFETs electrically connected
to each other. Thus the compensation network utilizes Miller
compensation with right-half-plane zero-compensation.
In yet another aspect, the self-biased operational amplifi-
er's fully-differential input stage further comprises: a first
universal power pad VDD and a second universal power pad
VSS; a tail current steering device electrically connected with
VDD and VSS; a tail current steering device electrically
connected with VDD and VSS; a complementary input pair
electrically connected in parallel with the tail current steering
device via VDD and VSS; a regulated folded cascode electri-
cally connected in parallel with the tail current steering device
via VDD and VSS; and a common-mode feedback circuit
electrically connected in parallel with the tail current steering
device via VDD and VSS. Thus the fully differential input
stage allows for a relatively controlled output level for small-
signal inputs, and a clamp-able output signal when slewing or
performing other large-signal functions.
In yet another aspect, the self-biased operational amplifier
has a reference circuit that further includes a power control
for operating the load circuit in either a full power mode or
half power mode. Thus switching to half power mode is
accomplished by halving the bias current fed into a load
circuit component from the current reference.
BRIEF DESCRIPTION OF THE DRAWINGS
The objects, features and advantages of the present inven-
tion will be apparent from the following detailed descriptions
of the various aspects of the invention in conjunction with
reference to the following drawings, where:
FIG. 1 is a illustration of a operational amplifier top-level
diagram;
FIG. 2 is a graph contrasting the magnitude of parameter
variation between the constant inverse coefficient current bias
versus temperature versus temperature exponent;
FIG. 3 is a block diagram of the constant inverse coefficient
reference circuit;
FIG. 4 is a illustration of the simplified current reference
schematic;
FIG. 5 is a illustration of a complete current reference
circuit;
FIG. 6a is a illustration of a power control cell;
FIG. 6b is a schematic of a current mirror acting as a current
distribution cell that distributes the master reference current
to the pre-amp and output stages of a operational amplifier;
FIG. 7 is a schematic of a frequency compensation net-
work.
DETAILED DESCRIPTION
The present invention relates to a circuit and method for
biasing electronic devices. The following description is pre-
sented to enable one of ordinary skill in the art to make and
use the invention and to incorporate it in the context of par-
ticular applications. Various modifications, as well as a vari-
ety of uses in different applications will be readily apparent to
those skilled in the art, and the general principles defined
herein may be applied to a wide range of embodiments. Thus,
the present invention is not intended to be limited to the
6
embodiments presented, but is to be accorded the widest
scope consistent with the principles and novel features dis-
closed herein.
In the following detailed description, numerous specific
5 details are set forth in order to provide a more thorough
understanding of the present invention. However, it will be
apparent to one skilled in the art that the present invention
may be practiced without necessarily being limited to these
specific details. In other instances, well-known structures and
io devices are shown in block diagram form, rather than in
detail, in order to avoid obscuring the present invention.
The reader's attention is directed to all papers and docu-
ments which are filed concurrently with this specification and
which are open to public inspection with this specification,
15 and the contents of all such papers and documents are incor-
porated herein by reference. All the features disclosed in this
specification, (including any accompanying claims, abstract,
and drawings) may be replaced by alternative features serving
the same, equivalent or similar purpose, unless expressly
20 stated otherwise. Thus, unless expressly stated otherwise,
each feature disclosed is one example only of a generic series
of equivalent or similar features.
Furthermore, any element in a claim that does not explic-
itly state "means for" performing a specified function, or
25 "step for" performing a specific function, is not to be inter-
preted as a "means" or "step" clause as specified in 35 U.S.C.
Section 112, Paragraph 6. In particular, the use of"step of or
"act of in the claims herein is not intended to invoke the
provisions of 35 U.S.C. 112, Paragraph 6.
30 Before describing the invention in detail, first an introduc-
tion provides the reader with a general understanding of the
present invention. Next, details of the present invention are
provided to give an understanding of the specific aspects.
Finally, a summary is provided as a synopsis of the present
35 invention.
(1) Introduction
The present invention has three "principal" aspects. The
first is a reference current circuit. The reference current cir-
cuit generates a constant inversion current or constant-IC
40 current which is defined by the relationship of a MOSFET
9,0D ratio. The second principal aspect is a bias current
distribution circuit. The bias distribution circuit serves to
receive and redistribute a constant-IC current received from
the current reference circuit to a load circuit that may be
45 biased. The third principle aspect of the invention is a user
controlled power control electrically connected with the bias
distribution cell in order to manipulate and enhance function-
ality of the bias distribution cell. This system may be incor-
porated into a wide variety ofbiased devices where small- and
50 large-signals must be simultaneously optimized. This system
also may be applied to biased devices where a designer
wishes to minimize changes in performance of a biased
device over a broad temperature range.
The present invention uses a current reference 100 assisted
55 by a bias current distribution circuit 102 to bias a multitude of
devices in which it is desirable to simultaneously optimize
small- and large-signal characteristics by biasing an elec-
tronic device using a constant-IC current defined by the gMIID
relationship. One such device is depicted in FIG.1 in which a
60 top-level diagram of an operational amplifier 10 is presented.
The operational amplifier 10 is comprised of a fully-differen-
tial input stage 106, single-ended output stage 108, current
reference circuit 100, bias current distribution circuit 102, a
power control circuit 104, and a compensation network 110.
65 In the general case it is often desirable to simultaneously
minimize variations in both small- and large-signal perfor-
mance. To accomplish this, a constant Inversion Coefficient
/D = IS'-XP( VcS — VT
nUT ID VREF ^m^50
US 7,514,998 B2
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(IC) current reference may be incorporated into a design as
the optimum current reference (bias) for achieving this
tradeoff. The gM/ID,or constant-IC current, is well suited for
biasing a multitude of circuits including CMOS analog cir-
cuits. In contrast to previous biasing techniques, such as the
constant current and constant (transductance) gm, the con-
stant-IC current biasing technique minimizes fluctuations in
addition to operating across broad temperature ranges. An
example of the magnitude of change of the large- and small-
signal variations for the three types of current references is
shown in FIG. 2.	 Selecting M33 to have an aspect ratio k times greater than
The present invention teaches to a constant-IC biasing	 M32,
circuit for biasing a variety of circuits in order to provide the
best possible simultaneous small- and large-signal character-
istic performance of a circuit. The present invention further 15
acts to minimize performance variation, and although the
benefits of constant-IC biasing are disclosed as they relate to 	 Since thermal voltage (U T) is equal to kT/q (where k is
a operation amplifier biased by a constant-IC current across a 	 Boltzmann's constant), the only undefined variables are tem-
temperature range of operation of —180° C. to 120° C., further	 perature and the subthreshold slope parameter, n. Neglecting
applications for constant-IC current biasing will be readily 20 the small variance in n, this makes the voltage V... depen-
recognized by those having average skill in the art. 	 dent upon changes in temperature, and therefore a PTAT
(5) Details of the Invention	 voltage.
V.. becomes the input to the 9,0D regulator. A block
One of the limitations of biased circuits is the inability to 	 diagram of which is given in FIG. 3. The current IouT 304 is
optimize the performance of small-scale signals such as 25 defined as:
IS,M33=kIs,W32,and
VHF nUn(k).
8
VREF = VS,M 32 - VS,M 33,
5	 VREF = 1	 /D nUT + VT — ^lnl /D nUT + VT and
l /S,M 32111	 l /S,M 32111
V	 nU Iri	 /D	 I(/S,M 33	 nU I /S,M 33REF =
	
T	
/S,M 32	 /D ^J -
	 T /S,M 32
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bandwidth, andlarge-scale signal variations suchas slew rate.
Constant-IC biasing is a tradeoff between the large-signal
stability provided by the constant current reference 100, and
the small-signal stability provided by the constant gm refer-
ence 314. A simplified schematic for the current reference 30
100 is shown in FIG. 4. The basic design theory of the con-
stant-IC current reference 100 is shown in FIG. 3. In order to
calculate the constant-IC current reference, a simplified cur-
rent reference circuit is shown in FIG. 4. The reference 100
operates by creating a proportional-to-absolute temperature 35
(PTAT) voltage that is fed into a gMIID regulator circuit 100,
the output current 132 of which maintains the MOSFET
9,0D ratio, and therefore the inversion coefficient (gJlD),
across temperature. The first two branches of the current
reference shown in FIG. 4 make up a simple low-level (low
current) current generator 400 that biases M32 402 and M33
404. This small current ensures that M32 402 and M33 404
are biased in weak inversion, in order to create the PTAT
voltage.
The drain current equation for a MOSFET in weak inver- 45
sion is given as:
I"Uz—g-K,",
and i,,,, 306 and ID 308 are defined as:
IT, mI,,,,T, and
/TAIL
/D = 2
/ouT =ID( 2),
M
9. VREF = /D(
2
m ), and
respectively
where IT,,L 306 biases the transconductor block 308,
implemented using an NMOS input pair (M46 406, M47 408
40 in FIG. 4). Solving for the constant-IC gM/ID, during balanced
(quiescent) operation,
where IS is the saturation current, U T the thermal voltage,
VT the threshold voltage, and n the subthreshold slope param-
eter. From this the expression for VG, is derived as:
55
VcS = In( 
D
/S )nUT + VT,
Taking the definition of EKV for gJID and equating it to
the gMIID from our circuit,
8m (ckt.) = I ( 2	 8m (EKV) = I	 I
/D 	 VREF m	 /D	 nUT /C+0.25 +0.5
The PTAT voltage is measured from the source of M32 402
to the source of M33 404. Here again, thanks to PDSOI, body
effect is eliminated in M32 and M33. M32 and M33 are also
matched in layout. Taking the voltage from the source of M32
to source of M33 to be  ... (not to be confused with V ... of
the compensation network 110 shown in FIG. 7), the PTAT
voltage can be calculated as:
60 The inversion coefficient can then be found
/C+0.25 +0.5 =
—(
VREF)(m),
nUT l 2
65	 //axm	 2	 VREFa/C+0.25=R 2 )—O.S^,a=InUT^'
US 7,514,998 B2
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The inversion coefficient is therefore dependent on only the
aspect ratio (k) of the PTAT voltage generator, M32 402 and
M33 404, and the gMIID current mirror ratio m set by devices
M53 412 and M51410. This shows that the current reference
100 generates a bias condition such that the MOSFET inver-
sion coefficient is independent of temperature.
The complete current reference, including startup circuitry
and protection devices, is shown in FIG. 5. Numerous cas-
code devices are added for static voltage protection. Addi-
tional VPTAT generating MOSFETs are placed in series to
create a larger VREF voltage for better accuracy. M43 and
M43B form a feedback loop that prevents the reference volt-
age, VREF, from floating toward the power rails and causing
biasing problems within the gMIID regulator.
Referring to FIG. 5, a complete constant current reference
100, including startup circuitry 500, a low-level current bias
502, a VPTAT generator 504, and a simple Common-Mode
Feedback (CMFB) device are shown electrically connected
with each other.
Referring to FIG. 6a, example circuitry for a power control
cell 104 is provided. Although the power control cell 104 may
be configured to allow for a user-defined power control set-
ting, as shown in FIG. 6a, the power control circuit 600 is
designed to convert a 0-V/NC or 5-V logic level to a signal
used to drive the bias current distribution cell 102. The power
control cell 104 may also be configured to enable a user to
alternate the operation of a load circuit in either a low-power
mode or full-power mode. Switching to half-power mode is
accomplished by halving the bias current 122 fed into the
amplifier's components 118 and 122 from the bias circuitry
102.
If left floating, the input control signal VcoNTxot 602 is
pulled low by resistor Rz 604. This causes M4 606, M5 608,
and M6 610 to be shut off. In turn, M12612 is activated, which
pulls the outputVswrTCx 614 up to a first universal power-pad
VDD 616. This high output level is used to signal the half
power mode. However, ifVcoNTxoi 602 is pulled high, M1
618, M2 620, and M3 622 are shut off, pulling down M11's
624 gate such that M11624 shorts the outputVswrTCx 614 to
Vm,DAUx 628• Vm D ux 628 is a Vm D 638 voltage generated
by a duplicated VmD 632 cell. This serves to isolate V 628
from the system-wide VmD 638.
This output signal VswzTCx 614 is connected to a current
bias circuit 660 that splits the output of the current reference
and feeds it into the necessary branches of the operational
amplifier. This circuitry is shown in FIG. 6b. VswrTCx 614,
coming from a power control 104, is either at a high voltage
level, universal power-pad VDD 616, or atVmD 638. If it is
high, M7 640 is turned off, in turn shutting off M8 642 and M9
644. This is considered `half power' mode as only half of the
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`full power' current is being fed into the amplifier. IfVswrTCx
614 is at the VmD 638 voltage level, M7 640 is on, mirroring
the current from the M1 6, M2, and M3 branch, placing the
amplifier (not shown) in `full power' mode. The gates of the
5 cascode current mirror devices M12 642, M14 644, and M16
646 are tied toVm D 638 to prevent SOA violations over PVT.
An input stage differential paired with an example of a
dynamic protection device is shown in FIG. 7. This protection
is required to shield the input pairs, as well as the current
io steering devices. As the common-mode input voltage
approaches the universal-power-pad Vss 648, the VDG on the
NMOS input pair will approach roughly VDD Vs,,P. In the
same way, if the common-mode level goes high, the PMOS
input pair will experience excessive VGD. Actively biased
15 cascode devices are addedto prevent this. However, they must
be biased in such a way as not to clamp the amplifiers ICMR
at high common-mode voltages, and must prevent low com-
mon-mode voltages from creating an SOA violation.
Attached herewith, and incorporated herein in its entirety,
20 is Appendix A, "DESIGN OF A 5-V COMPATIBLE RAIL-
TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIER
IN 3.3-V SOI CMOS FOR WIDE TEMPERATURE RANGE
OPERATION"
What is claimed is:
25	 1. A reference current circuit comprising:
• low-level current bias circuit;
• voltage proportional-to-absolute temperature generator
for creating a proportional-to-ab solute temperature volt-
age (VPTAT) electrically connected to the low-level cur-
io	 rent bias circuit; and
• MOSFET-based constant inversion coefficient (IC) regu-
lator circuit including a constant-IC input and constant-
IC output, the constant-IC input electrically connected
with the VPTAT generator such that the voltage propor-
35	 tional-to-absolute temperature is the input into the con-
stant-IC regulator circuit;
whereby the constant-IC output maintains a constant IC
current.
2. A reference current circuit as set forth in claim 1,
40 wherein the reference circuit further comprising a bias cur-
rent distribution circuit, the bias current distribution circuit
comprising:
• bias current circuit;
• bias current output electrically connected to the bias
45	 current circuit;
• current reference input electrically connected to the bias
current circuit; and
• power input electrically connected to the bias current
circuit, where the current reference input is electrically
50 connected with the current reference circuit via the con-
stant-IC output, with the bias current distribution circuit
generating an output bias current in response to the
constant-IC output;
whereby the outputbias current is used to bias a load circuit
55	 such that the performance characteristics over a wide
temperature range are minimized.
3. A reference current circuit as set forth in claim 2, further
comprising a startup circuit electrically connected to the ref-
erence circuit such that if the startup reference current is
60 larger than the output current of the constant-IC regulator,
current is injected into the bias circuitry of the VPTAT genera-
tor and the constant-IC regulator to facilitate startup of the
current reference.
4. A reference current circuit as set forth in claim 2, further
65 comprising a common-mode feedback (CMFB) circuit elec-
trically connected with the input of the reference circuit
whereby the CMFB circuit prevents VPTAT from floating.
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5. A self-biased operational amplifier comprising:
• current reference circuit including:
• low-level current bias circuit;
• voltage proportional-to-absolute temperature genera-
tor for creating a proportional-to-absolute tempera-
ture voltage (VPTAT) electrically connected to the low-
level current bias circuit;
• MOSFET-based constant-IC regulator circuit includ-
ing a constant-IC input and constant-IC output, the
constant-IC input electrically connected with the
VPTAT generator such that the voltage proportional to
absolute temperature is the input into the constant-IC
regulator circuit;
• bias current distribution circuit comprising:
• bias current circuit;
• bias current output electrically connected to the bias
current circuit;
• current reference input electrically connected to the
bias current circuit; and
• power input electrically connected to the bias current
circuit, where the current reference input is electri-
cally connected with the current reference circuit via
the constant-IC output, with the bias current distribu-
tion circuit generating an output bias current in
response to the constant-IC output;
an input stage electrically connected with a reference
voltage V ... to set the common-mode level, the input
stage further including:
an input circuit, a non-inverting input, a inverting
input, a output, and a current bias input, the current
bias input electrically connected with the bias cur-
rent output; and
an output stage including an output circuit, a non-
inverting input electrically connected with the out-
put circuit, an inverting input electrically con-
nected with the output circuit, an output electrically
connected with the output circuit, and a current bias
input electrically connected with the output circuit,
the current bias input further electrically connected
with the bias current output;
whereby the output bias current biases the pre-amp
and output driver of the load circuit to stabilize the
small signal and large signal characteristics.
6.A self-biased operational amplifier as set forth in claim 5,
wherein the input stage further comprises:
• first universal power pad VDD and a second universal
power pad Vss;
• tail current steering device electrically connected with
VDD and Vss;
• complementary input pair electrically connected in par-
allel with the tail current steering device via VDD and
Vss
• regulated folded cascode electrically connected in paral-
lel with the tail current steering device via VDD and Vss;
and
• common-mode feedback circuit electrically connected in
parallel with the tail current steering device via VDD and
Vss
whereby the fully differential input stage allows for a con-
trolled output level for small-signal inputs, and a clamp-
able output signal when slewing.
7.A self-biased operational amplifier as set forth in claim 6,
wherein the reference circuit further includes a power control
electrically connected with the current distribution circuit for
operating the load circuit in either a full power mode or half
power mode whereby switching to half power mode is
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accomplished by halving the bias current fed into a load
circuit component from the current reference.
8.A self-biased operational amplifier as set forth in claim 5,
wherein the operational amplifier further comprises a power
5 control electrically connected with the bias distribution cell,
the power control to convert a 0-V or NC (no connection)
state or 5-V logic level to a signal to drive the bias current
distribution cell.
9.A self-biased operational amplifier as set forth in claim 8,
io wherein the power control operates the load circuit in either a
full-power mode or half-power mode whereby switching to
half-power mode is accomplished by halving the bias current
fed into a load circuit component from the current reference.
10.A self-biased operational amplifier as set forth in claim
15 5, wherein the output of the input stage further comprises a
regulated folded cascode circuit, the regulated folded-cas-
code structure provides high output resistance and therefore
high gain for the first stage.
11.A self-biased operational amplifier as set forth in claim
20 5, wherein the self-biased operational amplifier further com-
prises a frequency compensation network electrically con-
nected between the output of the output stage and the input of
the output stage, the frequency compensation network com-
prising:
25	 a Miller capacitor electrically connected with the fre-
quency compensation network;
a matching capacitor; and
an array of MOSFETs electrically connected to each other;
whereby the compensation network utilizes Miller com-
so	 pensation with right-half plane zero compensation.
12. A self-biased operational amplifier comprising:
• current reference circuit including:
• low level current bias circuit;
• voltage proportional-to-absolute temperature generator
35	 forcreating a proportional -to-ab solute temperature volt-
age (VPTAT) electrically connected to the low level cur-
rent bias circuit; and
• MOSFET-based constant-IC regulator circuit including a
constant IC input and constant-IC output, the constant-
40	 IC input electrically connected with the VPTAT generator
such that the voltage proportional to absolute tempera-
ture is the input into the constant-IC regulator circuit;
• bias current distribution circuit including:
• bias current output;
45	 a current reference input; and
• power input, the current reference input is electrically
connected with the current reference circuit via the con-
stant-IC output, the bias current distribution circuit act-
ing to generate an output bias current in response to the
50	 constant-IC output; and
an input stage electrically connected with a reference volt-
ageV ...to set the common-mode output level, the input
stage further including:
a non-inverting input, an inverting input, an output, and
55	 an current bias input, the current bias input electri-
cally connected with the bias current output;
an output stage including a non-inverting input, an
inverting input, an output, an output branch compris-
ing a cascode structure, and a current bias input, the
60	 current bias input electrically connected with the bias
current output; and
a regulated-ohmic cascode structure to bias the cascode
structure in the output branch;
whereby the output bias current is used to bias the input
65	 stage and output driver of the load circuit.
13.A self-biased operational amplifier as set forth in claim
12, wherein a frequency compensation network is electrically
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connected between the output of the output stage and the
inputs of the output stage, the frequency compensation net-
work comprising:
a Miller capacitor electrically connected with the fre-
quency compensation network;
a matching capacitor; and
an array of MOSFETs electrically connected to each other;
whereby the compensation network utilizes Miller com-
pensation with right-half-plane zero-compensation.
14.A self-biased operational amplifier as set forth in claim
13, wherein the input stage further comprises:
a first universal power pad VDD and a second universal
power pad Vss;
a tail current steering device electrically connected with
VDD and Vss;
a complementary input pair electrically connected in par-
allel with the tail current steering device via VDD and
Vss
a regulated folded cascode electrically connected in paral-
lel with the tail current steering device via VDD and Vss;
and
a common-mode feedback circuitry electrically connected
in parallel with the tail current steering device via VDD
and Vss
whereby the fully differential input stage allows for a rela-
tively controlled output level for small-signal inputs, and
a clamp-able output signal when slewing (large-signal).
15.A self-biased operational amplifier as set forth in claim
12, wherein the reference circuit further includes a power
control for operating the load circuit in either a full power
mode or half power mode whereby switching to half power
mode is accomplished by halving the bias current fed into a
load circuit component from the current reference.
16. A reference current circuit comprising:
a master current reference circuit including:
a bias current output;
a current reference input;
a constant-IC output;
a bias current distribution circuit;
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a power input, the current reference input is electrically
connected with the current reference circuit via the
constant-IC output, the bias current distribution cir-
cuit acting to generate an output bias current in
5	 response to the constant-IC output;
a bias current distribution cell including:
a low level current bias circuit;
a voltage proportional-to-absolute temperature genera-
tor for creating a proportional-to-absolute tempera-
10	 ture voltage (VPZ,z,) electrically connected to the low
level current bias circuit; and
a MOSFET-based constant-IC regulator circuit includ-
ing a constant IC input and constant-IC output, the
constant-IC input electrically connected with the
15 VPTAT generator such that the voltage proportional-
to-absolute temperature is the input into the constant-
IC regulator circuit; and
a power control electrically connected with the bias distri-
bution cell, the power control able to convert a 0-V/NC
20	 or 5-V logic level to a signal usedto drivethebias current
distribution cell;
whereby the output bias current may be used to bias a load
circuit such that the performance characteristics over a
wide temperature range are stabilized in response to the
25	 power control signal.
17. A reference current circuit as set forth in claim 16,
further comprising a startup circuit electrically connected to
the reference circuit such that if the startup reference current
is larger than the output current of the constant-IC regulator,
30 current is injected into the bias circuitry of the VPTAT genera-
tor and the constant-IC regulator to facilitate startup of the
current reference.
18. A reference current circuit as set forth in claim 16,
further comprising a common-mode feedback (CMFB) cir-
35 cuit electrically connected with the input of the reference
circuit whereby the CMFB circuit prevents VPTAT from float-
ing.
